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A B S T R A C T
Finite-state-machine-based conformance testing has been comprehensively 
studied in the literature in the context of centralized test architecture. As 
distributed test architecture involves multiple remote testers, applying a test 
sequence generated from a given n-port finite state machine to an implementation 
under test (IUT) may result in controllability problems. A possible way to resolve 
this problem is to select an appropriate test sequence, whose application to the 
IUT will not involve controllability problems. Thus generating such efficient test 
sequences is an interesting issue. There are several possibilities for such test 
sequence generation and we provide empirical study to compare the efficiency of 
two typical solutions proposed in the literature in terms of the length of the 
generated test sequences. While both of the two techniques rely on solutions to 
the Rural Postman Problem (RPP), a well-used RPP solution has been adopted 
and further improved in this thesis work.
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1 Introduction
Finite state machines (FSMs) have been widely used to model systems in diverse areas, 
including sequential circuits, software engineering, compilers, some types of program 
analysis such as lexical analysis and pattern matching, and more recently, in 
communication protocols [1-4]. The growing demand for more viable and reliable 
systems, which are increasingly getting larger and more complex, necessitates more 
research in testing finite state machines to ensure proper functioning of these complex 
systems and to help learning about aspects of the behavior of the implementations.
A finite state machine (FSM) consists of a finite set of input symbols, a finite set of 
output symbols, a finite set of states, a state transition function, and an output function. A 
state represents the abstract of the current configuration of the system. A transition 
represents the possible system movement from one state to another triggered by a 
particular input. The output function describes the output during the transitions.
In this thesis, we consider FSM-based conformance testing for fault detection. Testing 
finite state machines in general, and the conformance testing in particular, is the subject 
of many research, and has appeared in a broad range of literature since the 50’s. FSM- 
based conformance testing has revived recently because of its applications in 
conformance testing of communication protocols, and has been extensively studied again. 
To implement a protocol, a specification standard (a formal detailed document explaining 
its functions and behavior) is required to make it compatible and able to appropriately 
communicate with remote implementations. The same protocol standard can have
_
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different implementations. That is why conformance testing, testing if an implementation 
conforms to the standard, is a fundamental problem in protocols [19].
The purpose o f conformance testing is to find out whether an implementation of a 
particular system, which is a “black box” which we can only observe its I/O behavior, 
conforms to the associated requirements and specifications of that system. Thus, in FSM- 
based conformance testing, we assume that we are given a specification FSM and an 
implementation. During fault detection experiment, an input sequence generated from the 
specification FSM is applied to the implementation and the produced output is compared 
against the expected output. Constructing a test sequence, which consists of the above 
mentioned input and output sequences, from the specification of the system is a critical 
part of this procedure.
Several different methods have been proposed for generating test sequences according to 
different criteria. For example, in T-method [7], we require that each transition in the 
specification FSM be covered at least once by the generated test sequence. In U-method 
[16], we require that the generated test sequence cover at least once each transition 
followed by a path to verify the ending state of that transition. Here a path in an FSM is 
either null or a finite sequence of transitions such that the ending state of each transition 
is the starting state of the next transition in the sequence. An essential part of test 
sequence generation using U-method is to find a minimal-length path in a given graph 
(that represents the specification FSM) that traverses each of the given test segments at 
least once, where each test segment represents a transition o f the specification FSM to be 
tested, followed by a path to verify the ending state of that transition.
2
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The most recent methods along these approaches attempt to construct test sequences 
which can be efficiently used in distributed test architecture involving multiple remote 
testers. Using test sequences in such architecture may bring about controllability 
problems (or synchronization problem). Controllability problem occurs when the tester 
observes neither the input nor the output of the previous transition and is unable to 
determine when to send a particular input to an IUT [23], A synchronizable test sequence 
is a sequence whose application to the system under test does not cause controllability 
problems. Generating synchronizable test sequences is the focus of the most recent work 
on these methods. For U-method, a major problem is to generate a minimal-length 
synchronizable test sequence from a given set of synchronizable test segments.
Since an FSM can be considered as a graph where each vertex corresponds to a state in 
the FSM, and each edge corresponds to a transition of the FSM, Quite some problems of 
generating optimal test sequences can be reduced to graph-related problems such as the 
Rural Chinese Postman Problem (RCPP) or the Traveling Salesman Problem (TSP). The 
RCPT attempts to find the minimum cost tour in a graph which visits each edge of a 
given subset of the edges of that graph at least once. The TSP attempts to find the 
minimum cost tour in a graph which visits every vertex of the graph at least once. Both 
algorithms are NP-complete in general [40, 23]. However, there exist efficient heuristic 
algorithms to find sub-optimal solutions to the instances of these problems.
In 2006, two algorithms have been proposed to tackle the problem of generating a 
minimal-length synchronizable test sequence from a given set o f synchronizable test 
segments [25, 23]. Both algorithms have similar sets o f  inputs and outputs. The method 
proposed in [25] uses Traveling Salesman Problem (TSP) to generate minimal-length test
3 :
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sequences. The more recent solution [23] takes advantage of possible overlaps among test 
segments unlike the older one [25], A test segment pi overlaps with another test segment 
P2 if  a suffix of Pi coincides with a prefix of P2 .. Such overlaps can be used to reduce the 
length o f the generated synchronizable test sequence. Taking this into account, the 
authors of [23] proposed an improved method to generate minimal-length synchronizable 
test sequence, making use of the solution to Rural Chinese Postman Problem (RCPP).
The performance of these two algorithms is formally studied in [23] for the best and 
worst cases. Nevertheless, it is hard to carry out formal analysis to show in general the 
saving o f the lengths of the generated test sequences using the new algorithms. Empirical 
study is needed to show statistically how the new algorithm outperforms the old one.
The objective of this research is to conduct empirical study to statistically show the 
saving o f the cost in the method proposed in [23] in terms of the lengths of the generated 
test sequence when considering the overlapping of the test segments. Also, different 
characteristics o f  FSMs, including the number of states, average cost of test segments, 
cost range of test segments, and the number of inputs, are considered as independent 
variables and their impacts on the performance of the methods are studied. To do so four 
hypotheses are formed and statistically tested using randomly generated FSMs.
To facilitate the comparison, the first method has been modified so that they are both 
reduced to RPP. Furthermore, since RPP is NP-hard, we have used a well known 
heuristic solution to solve it and have made improvements on this algorithm at the same 
time.
4
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2 Background and Notations
2.1 Graph Theory Related Definitions
Some of the concepts and definitions in graph theory are frequently used in the context of 
FSM-based testing.
A directed graph (digraph) G is represented by a pair (V, E) where V is a set o f vertices 
and E is a set of directed edges connecting vertices. Each edge may have a label.
A walk is a sequence of pair-wise adjacent edges in G. A walk with the same starting and 
ending vertex is called a tour. If there, is a walk between any ordered pair o f vertices (vi, 
V j), the digraph is strongly connected.
A  Postman Tour of G is a tour covering every edge of E at least once. The Chinese 
Postman Problem (CPP) attempts to find the minimum-cost Postman Tour in a strongly 
connected digraph G. A Rural Chinese Postman Tour (RCPT) is a tour containing each 
edge of a given subset of edges E l c  E in G at least once. The Rural Chinese Postman 
Problem (RCPP) attempts to find a minimum cost Rural Chinese Postman Tour. For 
CPP, efficient algorithms exist while RCPP is NP-complete in general [23].
A Traveling Salesman Tour is a tour covering every vertex of G at least once. The 
Traveling Salesman Problem (TSP) attempts to find the minimum cost Traveling 
Salesman Tour. TSP is also NP-complete in general [40],
5
with perm ission of the copyright owner. Further reproduction prohibited without perm ission.
2.2 Notations for FSM-Based Testing
Finite state systems can be generally modeled by Mealy Machines, which create outputs 
on their state transitions once they receive inputs.
A finite state machine (FSM) M [  19] is a quintuple:
M =  (I, O, S, 8, ).)
where I, O, and S  are finite and nonempty sets of input symbols, output symbols, and 
states, respectively.
8: S XJ —> S  is a state transition function;
A: S  x / —► O is an output function.
A transition of an FSM is a triplet t = (si, S2 , x/y), where si, S2 6 S, x e  I, and y e O 
such that 5(si, x) = S2 , and A(si, x) = y. si and S2 are called the starting state and the 
ending state of t respectively. The input/output pair x/y is called the label of the 
transition. Intuitively, when the machine is in a current state s in S and receives an input x 
from I it moves to the next state specified by 8(s, x) and produces an output given by A(s, 
x).
An FSM can be illustrated by a state transition diagram, a directed graph whose vertices 
correspond to the states of the machine and whose edges correspond to the state 
transitions. Each edge is labeled with the input and output associated with that transition.
6
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juice/ water/ -
cancel/-
juice/ juice_outwater/ water out
$21 ou tJ2 $1/ beep » S2
water/ water out $1/ out $1
$2/ out_S2
Figure 1. FSM model of a vending machine
Since the transition diagram of an FSM is a directed graph, theoretical concepts and 
algorithms in graph theory can be utilized in the analysis of FSMs. For instance, in order 
to investigate the characteristics of an FSM, like connectivity properties, we can use a 
depth-first-search (DFS) or breadth first search (BFS) to visit the nodes (states) and edges 
(transitions) in its corresponding graph. This will result in a spanning tree of the graph 
[32], [33] and we can also record the orders of the nodes and edges having been visited. 
Other important issues useful in FSM analysis include finding a path passing through 
each edge or node at least once, finding a path that traverses a given set of edges at least 
once [34], [26], and finding the shortest path between two given nodes [32], [33].
Table 1. States of the vending machine
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Figure 1 models a simplified vending machine. This machine only accepts loonies and 
toonies (Toonie is the name of the Canadian two-dollar coin) and provides water and 
juice. Users can press the cancel button at any time and get their money back if  there is 
any. Water costs $1 and juice $2. The machine does not accept more than $2 balance and 
will return the extra money.
The FSM specification of the vending machine is given below:
1= {cancel, $1, $2, water, juice}
0 =  {beep, water_out, juice_out, out_$l, out_$2} u  {—  } (—  means null) 
S = { S o , S i , S 2}
The state transition function ((5) is given in Table 2.
Table 2. State transition table of the vending machine
\ l n p u t  
Current s ta te '\
Cancel $2: water juice
So Si s2 So So
s, So S2 Si So Si
s2 So s2 s2 s, So
The output function (1) is given in Table 3.
8
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Table 3. Output table o f the vending machine
^ \ I n p u t  
Current s t a t e ' \ .
Cancel $1 $2 water juice
So --- beep beep ’■T"
■ s, out_$l beep out_$2 water_out ---
out_$2 out_$l out_$2 w aterou t juice_out
In a distributed system we use a port to represent an interface where a remote tester is 
located. The behavior of distributed systems with n ports can be represented by an n-port 
FSM.
An n-port finite state machine M (also called FSM below) is defined as M = (S, I, O, 5, A, 
so) where
• S is a finite set of states of M;
• so e  S is the initial state of M;
• I  = Uj=in Ii, where I; is the input alphabet of port i, and /,• fl Ij=  $ for i , j  e {1, 2 , ,  
n}, i ± j;
q  =  EL ̂  U   ̂ ^  where O,  is the output alphabet of port i, and -  means null output;
• 3 is the transition function that maps S x I  to S, i.e., 3: Sx  I  —*■ S;
• X is the output function that maps S x  I  to O, i.e., X: S  * I —> O.
Each y ^ o  is a vector of outputs, i.e., y  = <Oi, 0 2 , ...on> where o; e Oi U {-} fo ri e  {1,2,
. . . ,  n}. In the following, p e {1, 2 , . . . ,  n} denotes a port, x G I denotes a general input,
9
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and xp G Ip denotes an input at the specific port p. Clearly, a traditional FSM can be 
viewed as a special n-port FSM, i.e. a single-port FSM.
A typical implementation in a layered network protocol has an upper port and a lower 
port. We use U and L to stand for the upper port and the lower port, respectively. An 
output vector y = <01, 02> on the label of a transition of a 2-port FSM is a pair of outputs 






Upper P ort U
I rj = {ready, data, end}
O jj = {initAckU, endAckU }
Lower Port L 
lL = {init} 
Ol = {notReady, initAckL, 
dataToL, endAckL}
Figure 2. A 2-port finite state machine
Figure 2 is an example of a 2-port finite state machine which represents the behavior of a 
simple network protocol. The transition from si to S2 in Figure 2 is, for example: (sj, S2, 
init/<initAckU, initAckL>). Table 4 lists all transitions of Figure 2.
10
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So Init/< notReady> Ready/< > N/A
s. N/A N/A Init/<initAcklJ, initAckL>
s2 . : : end/< endAckU, endAckL> N/A data/< —, dataToL>
An FSM is deterministic if for each input x ^  I, there is at most one transition defined at 
each state of M. It is completely specified if  for each input x e  I, there is a transition 
defined at each state o f M. The FSM in Figure 2, for example, is a deterministic FSM but 
it is not completely specified. In this thesis, we will consider only deterministic and 
completely-specified FSMs.
Two states Sj and Sj are equivalent if and only if  for every input sequence the machine will 
produce the same output sequence, regardless of whether Sj or Sj is the initial state; i.e., 
for an arbitrary input sequence x, a(s; , x) = L(sj, x).
When two states are inequivalent, there exists an input sequence x  such that k(s, , x) 7= k(sj 
, x). This input sequence is called a separating sequence of the two inequivalent states.
Equivalence is defined likewise for two states in different machines with identical input 
and output sets. Two machines M and M' are equivalent if and only if for every state in 
M, there is a matching equivalent state in M', and vice versa.
Let M  = (I, O, S, S, k) and M' = (I, O, S', S', k )  be two machines with the same input and
output sets. A homeomorphism from -M to M ' is a mapping cp from S  to S' such that for 
—  _
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every state s in S, and for every input symbol a in I, it holds that S'((p(s) , a) = <p(S(s, a) ) 
and X'(<p(s) , a) = X(s, a) [19].
If a homomorphism (p is a bijection, then it is an isomorphism. Obviously, in this case M  
and M ' must have equal number of states and they are the same except for a renaming of 
states. Clearly, two isomorphic FSMs are equivalent while the converse is not true in 
general.
Two machines are called isomorphic if there is an isomorphism from one to the other.
A machine is minimized if and only if no two states are equivalent.
Machine equivalence is an equivalence relation on all the FSMs having the same inputs 
and outputs. In an equivalence class, any two minimized machines (i.e machines with the 
minimal number of states) have the same number of states, and also, there is a one-to-one 
association between equivalent states, which results in an isomorphism between the two 
machines. Thus the minimized machine in an equivalence class is unique up to 
isomorphism.
A path p  in M is either null, denoted by e, or a finite sequence of transitions titi . . . h ( k  
> 1) in M such that for k^ .2,  the ending state of ?, is the starting state of /,-+/ for all i e {1, 
2 , . . . ,  k~l}.
A transition tour is a special path p such that the starting state of ti and the ending state 
of tk are the same.
12
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Let tj -  (st, si+i, xfyi) for i e  {1, 2, k}. The label of p  is the input/output sequence
xi/yi x2/y2 . . . Xk/yk, i.e. the sequence of input/output pairs of the transitions in p. A test 
segment is an input/output sequence.
A UlO-sequence is a unique input/output sequence which can distinguish a specific state 
from other states in the finite state machine M.
In the following, it is assumed that we have a slow environment. That is, whenever an 
input reaches the system, the system will always prompt the output for it before the 
second input can reach the system [23].
2.3 Background of FSM-Based Testing
While performing tests, we try to find out the missing information about a machine M ' by 
studying its I/O behaviour; that is, the required information of the machine are deduced 
through examining the output symbols resulted from a sequence o f input symbols to M'. 
A test can be either preset or adaptive. Preset tests are used in case an input sequence is 
fixed in advance, while adaptive tests are used in situations when the next input symbol 
depends on the previously observed outputs, at each step of the test. Thus, a test case for 
an adaptive test is not a test sequence but a decision tree. In practice, adaptive tests are 
used more frequently than preset tests [19].
In this section five fundamental problems for FSM-based conformance testing are 
introduced. For the first three problems, we assume that a complete description of the 
machine M' = (I, O, S, S, X), which is being tested, is available but the initial state of M ' is 
unknown. On the other hand, in the last two problems, the state diagram (the transition
13 :
R eproduced  with perm ission of the copyright owner. Further reproduction prohibited without perm ission.
and output function) of the machine M' is unknown, although some limited information, 
such as a bound on the number of states, can be available. This means that the machine 
M ' is actually a black box. These five problems are as follows:
Table 5. Comparison of Testing Problems
available complete description .' unknown initial state
Problem 1. (Homing/Synchronizing Sequence): Determine the ending state after 
testing a transition.
Problem 2. (State Identification): Identify a state.
Problem 3. (State Verification): Verify if the machine is in a certain state that it is 
supposed to be.
Unknown state diagram
Problem 4. (Machine Verification/ Fault Detection/ Conformance Testing): We 
are given the complete description o f the specification machine M. 
Determine whether M' is equivalent to M.
Problem 5. (Machine Identification): Identify the unknown machine M.
There are basic questions regarding each of these problems:
• Existence: Does a test sequence exist which solves the problem?
• Length: If  the sequence exists, what should its length be?
14
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• Algorithms and Complexity: How complicated is it to find out whether a 
sequence exists, to generate one, and to generate an optimal one?
In this thesis we consider conformance testing (fault detection). In the case we only 
have an implementation under test (IUT) whose input/output behavior is all we can 
examine, carrying out conformance testing helps us to ensure that the implementation 
conforms to its specification. Conformance testing is often conducted by
i) constructing a test sequence, an input/output sequence, from the 
specification of the system
ii) providing the IUT with the input portion of this sequence according to the 
given test architecture (considering the IUT as a black box)
iii) determining whether the actual output sequence is as expected.
Conformance testing has been extensively studied for the cases where the given 
specification is an FSM mainly because FSMs have been widely used to model the 
abstract behavior of sequential circuits [6, 22], lexical analysis systems [21], and 
communications protocols [8, 18, 29, 20], FSM-based conformance testing techniques 
can also be applied to the settings where system specifications are given in expressive 
specification languages [17, 15, 14, 13] such as SDL, Estelle and Statechaits which are 
based on extensions of FSMs [23],
Where the system is modeled as an FSM, automatic construction of an efficient and 
effective test sequence from the given FSM specification is essential in conducting
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conformance testing. Based on different test criteria, different approaches for doing so 
have been investigated. See [12,19] for complete surveys on this subject.
In this thesis we concentrate on constructing minimal length test sequences.
2.4 Background of Distributed Test Architecture and Controllability 
Problem
For centralized test architecture, one tester can use the test sequence generated from the 
specification of an IUT, apply the input sequence, observe the output sequence and see 
whether the behavior is as expected. When considering distributed systems, multiple 
testers may be involved in the testing, each residing on a separate port.
There are two coordination problems which arise when multiple testers apply a test 
sequence to an IUT in a distributed architecture:
1. Observability Problem
Observability problem is faced when a tester is unable to determine whether a  specific 
output is the result o f either a previous input or the current input when waiting to  receive 
an output. This happens when the tester is not the sender of the current input. Thus, the 
tester cannot determine when to start and stop waiting in case of having an observability 
problem [23].
2. Controllability Problem (Synchronization Problem)
Controllability problem is faced when a tester is unable to determine when to  send a
particular input to an IUT. This problem occurs when the tester observes neither the input
nor the output of the previous transition [23].
_
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A more formal definition of controllability problem is as follows: Given an FSM M and 
an input/output sequence xj/yi x fy i  ■ • • Xk/ytof M, where x, e /  andy, e 0 , i e {1, 2 , . . .
, k}, a controllability problem occurs when, in the labels x-Jy-, and Xi+i/yi+i of any two 
consecutive transitions, e {1, 2, . . . , n} such that x,+/ e Ip, x, & Ip, yi\p = -  (i e {1, 
2,. . . ,  k -  1}). yi\p denotes that element of output vector y t that corresponds to port p.
For example when applying the input/output sequence “ready/<-, -> init/<initAckU, 
initAckL>” to the FSM in Figure 2 controllability problem occurs at state si because the 
lower tester cannot determine when to apply input init: there is no output from the 
previous transition and input ready is applied by the upper tester.
Two consecutive transitions tj and t;+i, whose labels are Xj/y; and x;+i/yi+i, form a 
synchronizable pair of transitions (tj, f+i) if  tj+i can follow t, without causing a 
controllability problem.
Any path in which every pair of consecutive transitions is synchronizable is called a 
synchronizable path. An input/output sequence is said to be synchronizable if  it is the 
label o f a synchronizable path.
A specification FSM is called intrinsically synchronizable if for any pair of transitions (t, 
t') there is a synchronizable path that starts with t and ends with t'. In order to construct 
synchronizable test sequences it is necessary that the specification FSM is intrinsically 
synchronizable, for reasons that are similar to the requirement when testing from a single­
port FSM M' that M' is strongly connected.
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Generally, controllability and observability problems could be solved by means of a 
suitable test sequence [25, 10, 9, 11] which avoids controllability problems and resolves 
observability problems when it is applied to the IUT.
A general problem comes across when we need to generate a test sequence from a given 
set o f test segments (i.e. sub-sequences that should be included into the test sequence) 
avoiding controllability problems during its application in the test procedure, so that each 
given test segment appears at least once in it.
Generating test sequences with minimal length has been the subject of many pieces of 
research work [8 , 30, 29, 20, 28, 31, 23].
Utilizing the overlaps among corresponding paths of the given test segments in the 
specification FSM has been considered in various methods for optimizing test sequence 
generations [30, 29, 28, 31, 23],
2.5 Background on Generating Optimal Synchronizable Testing 
Sequences
Here the literature review is presented to help describe the research problem. Related 
research papers in recent literature are compared in Table 6  according to the algorithms, 
techniques, approaches, and features.
Most papers discuss algorithms for generating minimal test sequences, while some others 
discussed conditions for constructing such sequences [24, 9] to satisfy specific 
requirements.
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Aho et al (1991/1988) [27] developed a method for producing test sequences for 
checking the conformance of a protocol implementation to its specification. They used a 
rural Chinese postman tour to find a minimum-cost tour o f the transition graph of a finite- 
state machine. They showed that their technique yields an efficient method for computing 
a test sequence for protocol conformance testing when it is used in combination with UIO 
(unique input/output) sequences. They showed that the combination of UIO sequences 
and the efficient algorithms for the rural postman problem provides a powerful and 
practical tool for generating conformance test sequences.

















































[27] ✓ y y
[28] y y y y
[29] y y y
[30] y y y y y y
[31] y y y y y
[23] y ' y y y y y
[25] y y y y y
[1 1 ] y y
[9] y y y
[24] y y y y
One of the key characteristics of test segments that researchers utilize in generating 
efficient test sequences is the overlap among test segments [28, 29, 30, 31, 23].
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Bo Yang and Hasan Ural (1990) [28] offered a heuristic method for decreasing the length 
of protocol conformance test sequences through overlapping test subsequences resulted 
from UIO sequences. They also showed that test sequences produced using their method 
are substantially 34% - 45% shorter than test sequences generated by the methods 
introduced in [27] and [5], which can be viewed as special cases of their new method. 
They also pointed out that their method can be used in combination with other state 
identification sequences, such as distinguishing sequences. Furthermore, they showed 
that in case the FSM being tested essentially does not need to return to its initial state 
after the execution of a test sequence, the length of the test sequence may be further 
reduced by removing the transfer sequence which follows the UIO sequence in the 
RCPT.
In 1993, Raymond E. Miller and Sanjoy Paul [29] introduced a new technique for 
creating a test sequence for conformance testing of communication protocols. In essence, 
they contributed to research in this area in two ways. Firstly, they considered an 
important property of test segments, namely overlapping to considerably reduce the 
length o f test sequences. Secondly, they introduced an algorithm to yield an optimal- 
length test sequence using multiple UIO sequences along with overlapping under certain 
conditions. Furthermore, they did a theoretical analysis of fault coverage o f  a test 
sequence and showed that there may be multiple faults in the IUT hiding one another and 
be undetectable.
Hierons (1996) [30] improved the work o f other authors, especially that of Bo Yang and 
Hasan Ural (1990) [28], regarding algorithms that represent the problem of minimizing 
the testing vs. a finite state automaton model as a max flow/min cost problem for an
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associated network, by introducing the use of invertibility to exploit test sequence 
overlap. He provided an algorithm based on this concept and showed that it results in 
shorter test sequences with the same computational complexity. However, he pointed out 
that his approach does not always give a minimum tour.
Assuming that a UIO sequence for each state is given, Zhang and Probert (2005) [31] 
offered a new mathematical model to generate a minimum-length test sequence using 
overlapping of test segments, which results in shorter test sequences. They also showed 
that with reset or the status feature, the optimization problem can be solved by a 
minimum-cost flow algorithm and an Euler tour generation algorithm.
Recently overlapping has been considered among synchronizable test segments.
B. Sarikaya, and G. V. Bochmann [11] introduced the concept of synchronization 
problem in test sequences. They modified the three test sequence generation algorithms,
i.e. transition tour, characterization, and checking sequence methods, to obtain 
synchronizable test sequences. They also described the complexities of synchronizable 
test sequences and showed that complete testing o f a protocol is infeasible. Another 
contribution was to suggest methods to improve the protocol specifications in order to 
make characterization, and checking sequences more applicable.
The following papers incorporate the concept of synchronizable test sequences.
J. Chen et al [9] presented the conditions for constructing test or checking sequences 
which do not require the use of external coordination messages between testers without
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facing observability problems. They also introduced procedures for generating 
subsequences eliminating the need to external coordination messages.
J. Chen et al [24] gave weaker conditions for constructing test or checking sequences free 
from external coordination messages, considering both controllability and generalized 
observability problems. They proved that these new conditions are not weakened if we 
only tend to find potentially undetectable 1 -shift output faults in a given test/checking 
sequence. They also investigated the situation where we need only add input sequences to 
complement a given test/checking sequence p and proved that the conditions for this 
problem are equivalent to those for the original problem.
Chen and Ural (2006) [25] improved the work of Chen et al (2005) [24] and studied the 
possibility o f not using external coordination messages for resolving observability 
problems in distributed test architecture. They introduced algorithms to identify 
subsequences within a given test or checking sequence or to generate such subsequences 
as an extension to the given sequence. They assumed an FSM M satisfying the 
conditions in [24] and solved the following problem: extend a given synchronizable test 
or checking sequence starting at the initial state of a given FSM, with minimal number of 
subsequences, so that the observability problems are detectable without using external 
coordination messages. To solve the problem of generating optimal synchronizable test 
sequence, they proposed an algorithm using Traveling Salesman Problem (TSP).
Later in 2006, Chen and Duan [23] worked on producing a mininxal-length 
synchronizable test sequence connecting a given set o f synchronizable test segments 
considering the overlaps among the test segments. Their work is based on the work of
22
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Aho et al (1991) [27] which uses RCPP to generate minimal-length test sequences. The 
main contribution of this solution compared to the one proposed in [25] is that they also 
considered possible overlaps among the test segments, presenting an optimal solution to 
the problem of constructing a test sequence. The resulting test sequence includes all given 
test segments, away from controllability problems while applying it in the test procedure.
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3 Problem Definition
The objective of our research is to conduct an experiment to compare the effectiveness of 
the two methods proposed by Chen and Ural [25] and Chen and Duan [23] (hereinafter 
referred to as Method-1 and Method-2, respectively) to solve the problem of generating 
optimal synchronizable test sequences from a set of given test segments.
Both of the above mentioned methods attempt to generate minimal-length synchronizable 
test sequences containing all the elements of a given set of synchronizable test segments. 
The inputs and outputs of both algorithms are identical, as summarized in Table 7.
Table 7. Similar inputs and output of two methods
Inputs
• Minimal and intrinsically synchronizable FSM M
• Q: a set of synchronizable test segments in FSM M
Output Minimal-length synchronizable test sequences.
In order to illustrate the two methods and highlight their differences, the FSM represented 
by the graph shown in Figure 3 is used as an example.
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rHK
Figure 3. Sample FSM used to explain the two methods
Table 8  shows the corresponding paths of the test segments of the sample FSM o f Figure
3.
Table 8 . The corresponding paths of test segments
test segment corresponding path
Pi tl t3 ts
P2 t2 tl t3
Pi t3 ts




p8 t8 tl t3
Method-1 is composed of the following steps:
1. Let augmentation graph G contain one vertex vp for each path p in Q (F igure 4)
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Figure 4. Applying Step 1 of Method-1 to sample FSM
2. For each ordered pair (pi, pi) where p\ and p2 are from Q, such that p \ i  p2 do
2.1. Find a shortest path p ’ in M  such that last(pi) p ’ f i r s t^ )  is a synchronizable path. 
(Table 9)
Table 9. Shortest synchronizable paths connecting test segments of sample FSM
Ordered Pair Shortest Synchronizable Path
(p \,p i) p ’= t6 U
(p \, pi) p ’=tbU
(p\ , P4) P,== t6
(p \,ps) p’= tfi
(p\ ,Pe) p ’= null
(P \, Pi) p’= t 8
(p\ . P&) p ’= null
2.2. In G, add an edge e = (vp\, vpl ), with |p’| as its weight (Figure 5 shows all such 
edges starting from vl).
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Figure 5. Completed augmentation graph of Method-1 
2.3. Let/1 (e) = puJ2(e) = p ip ’,/3(e) = p\p ’p2
3. Find a walk r = ei<22 . . . e* in G that visits all vertices at least once with minimal
cost, and that f  {e\) = po
4. Letp*  = / 2(ei]/2(e2 ) ■ ■ ■ M e k-\)M ek)
5. Let t * be the label of p*
Method-2 reduces the length of the generated synchronizable test sequence from a given 
set o f synchronizable test segments. The steps of this algorithm are as follows:
1. Let augmentation graph G contain two vertexes v p and v2p for each path p in Q.
(Figure 6)
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Figure 6. First step of Method-2
2. For each path p in Q,
2.1. In G, add an edge e -  ( v p, v2p), with £ as its weight. (Figure 7)
8 -HF,
Figure 7. Step 2.1 of Method-2
3. For each ordered pair (p\, pi) where p\ and p2 are from Q, such that pi i  P2  do
3.1. if pi overlaps with p 2 onp ’ and p ’ i  s: in G, add an edge e = (v2pj, v1 P2 ), w ith | p 2- 
p ’ | as its weight (Table 10. shows an example of such edges)
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Table 10. Utilizing overlaps when adding edges to augmentation graph
edge overlap m a weight
(v2pi, v ’ps) P -  ts \ P 5 ~ P ’ \ =  1
3.2. if p\ does not overlap with pi find the shortest path p in M  such that last(/?i) p 
first(p2) is a synchronizable path. In G, add an edge e ={v2pi, v1 P2 ), with | p p 2\ as 
its weight (see Table 11).
Table 11. Adding edges to augmentation graph when there is no overlap
Will
edge shoncst synchronizable path weight
( v  p i ,  V p2) "to II ST ■F
" \ P P 2 \  = 5
(V 2P1 ,V ] P4) p = t 6 \ p p 4 \=4
( v 2p i ,  v’pfi) p = null | p P(, | = 2
(v2Pi, v‘p7) p = t8 \p Pi\ = 3
( v  p i ,  v  P8) p = null 1P Ps 1 = 3
Figure 8  represents the augmentation graph of the sample FSM constructed using 
Method-2.
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Figure 8. Augmentation graph of Method-2
4. Find a minimum-cost RCPT r in G that covers each edge e = (v!p, v2p ) ^ P &Q
(added in step 2 .1 ) at least once;
5. Let e be an edge of r added in step 3.2. Let r ’ be a path derived from r by 
breaking the tour of r so that e becomes the first edge of r
6 . Concatenate the labels of the edges in r to form a path p*  in M. The label of p* is
the derived test sequence.
These two algorithms have a number of fundamental differences, as listed below:
• Method-2 takes into account the possible overlaps among test segments, whereas 
Method-1 does not make use of overlapping.
• Method-1 uses Traveling Salesman Problem (TSP) to generate minimal-length test 
sequences, while Method-2 makes use of solutions to Rural Chinese Postman 
Problem (RCPP).
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These two methods, both published in 2006, are the most recent ones proposed for the 
purpose o f synchronizable test sequence generation. Formal analysis has been given in 
[23] that Method-2 will outperform Method-1 in its best cases, while in the worse case 
they perform in the same way. However, it is hard to perform formal analysis to show the 
saving o f the lengths of the generated test sequences using the new algorithms in general. 
Empirical study is needed to show statistically how the new algorithm outperforms the 
old one.
In this thesis, an empirical study is conducted to statistically show the cost saving of the 
Method-2 compared to the Method-1 in terms of the length o f the generated test sequence 
in general.
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4 Implementation
4.1 General Overview
This chapter presents the main issues in the implementation phase of the two described 
methods for generating synchronizable test sequences for FSMs, referred to as Method-1 
and Method-2. In the following two sections of this chapter, we first describe different 
methods and algorithms used to implement Method-1 and Method-2, along with the 
improvements made to Method-1 and RCPP to make them more efficient and 
comprehensive. Next, we outline the main classes of the developed Java code to provide 
a high level view of the code written to implement the two methods.
4.2 Outline of the Algorithm
Since the main focus of this thesis is to evaluate the effects of using overlapping in 
Method-2, we have tried to minimize the other differences between the two methods. 
Therefore, we have modified Method-1 to use RCPP instead of TSP to be able to better 
evaluate and compare the two methods. This way the difference between the results of 
the two methods can be related only to the use of overlapping by Method-2.
To do so, we changed the process of generating the augmentation graph in M ethod-1. 
Instead of having one vertex for each test segment, we use an arc to represent the test 
segments. Therefore, traversing the arcs corresponding to the test segments in the new 
resulting graph would be equivalent to visiting all vertices of the original graph. This 
means that we have transformed the associated TSP to an RCPP. Thus, Method-1 will be 
changed into the following:
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1. Let augmentation graph G contain two vertexes v1 p and v2p for each path p in Q.
2. For each path p in 0, In G, add an edge e = ( v p, v2p), with e as its weight.
3. For each ordered pair (p\, pi) where p\ and px are from Q, such that p\ i  p i find 
the shortest path p in M such that “last(pi) p first(p2)” is a synchronizable path. In G, 
add an edge e =(v2pi, v1 P2 ), with | p  | as its weight.
4. Find a minimum-cost RCPT r in G that covers each edge e = (v’p, v2p), Vp e  Q, 
(added in step 2 ) at least once.
5. Let e be an edge of r added in step 3. Let r ’ be a path derived from r by breaking 
the tour o f r so that e becomes the first edge of r ’.
6 . Concatenate the labels of the edges in r to form a path p*  in M. The label o f p*  is 
the derived test sequence.
Figure 9 provides a comparative view of the two methods after replacing TSP by RCCP
in Method-1. The following sections describe the implementation of each of the steps
illustrated in this figure.
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Figure 9. The comparative view of the two methods 
Generate Synchronizable Connecting Paths
To obtain minimal-length synchronizable paths, connecting paths of any two given test 
segments (pi and pi) of FSM M, the method constructs a graph GSync, where each 
transition in M is represented as a vertex in GSync. Moreover, for any synchronizable pair 
of transitions in M, there is an edge to connect the vertices corresponding to these two 
transitions. Then, we can apply the Shortest Path Algorithm on GSync to find a  shortest 
path from the vertex corresponding to transition last(pi) to the vertex associated with 
transition f irs t^ )-  The obtained shortest path is the desired shortest synchronizable path 
to connect p\ and pj.
Remove Duplicated Test Segments
Method-2 searches for test segments which are contained in another test segment and 
removes them if  there is any.
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Generate Augmentation Directed Graph
This step is implemented as described in Chapter 3.
Directed Rural Chinese Postman Problem (RCPP)
Our implementation is based on the heuristic given by Christofides et al [35]. Note that 
the results of using this algorithm are reasonably reliable since the algorithm is claimed to 
give results within 1.3% of optimality on the average [36].
First step of this algorithm requires transforming the given graph to a complete graph by 
adding arcs between any pair o f vertices with a cost equal to that of the shortest path 
between them. Note that the augmentation graph created in the previous step is already a 
complete graph and arcs between any pair of vertices representing test segments have the 
cost equal to the cost of the shortest connecting synchronizable path between them.
Therefore, we can skip this step and continue to simplify the augmentation graph by 
eliminating:
(1) all arcs (ij) added in “step 3 of Method-2” and “step 2 of Method-1” for which 
cy =  Cik + Ckj for some k.
(2 ) the additional arcs in parallel (and in the same direction) as the required arcs 
(arcs added in step 2 of Method-2).Note that the augmentation graph does not 
have arcs of this type.
Let us call the resulting graph G r .
Let {Ci, C2 , ..., Cr} be the set of components of the graph induced by the required arcs 
(i.e. arcs corresponding to test segments added in step 2 of Method-2 ) and Gc the
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condensed graph obtained from the augmentation graph by treating each component as a 
vertex. An arc (i,j) of Gc exists if  there exists an edge (x,y) in G r  such that x e C j  and y € 
Cj, with the cost = minimum XeCi, yeCj {cy} .
Construct the shortest spanning arborescence [39] rooted at an arbitrary vertex and 
connecting Ci, C2 , ..., Cr . Let T be the resulting graph.
Now we would like to derive an Eulerian graph by applying the minimum cost matching 
algorithm on T. An Eulerian tour on the resulting graph is a solution to the RCPP.
An Eulerian graph is a graph that has a closed tour traversing each arc exactly once. A 
standard theorem is that a graph has an Eulerian tour if and only if every vertex of it is 
balanced. A balanced vertex is a vertex for which the number o f incoming arcs is equal to 
the number of outgoing arcs. If  there are unbalanced vertices in a graph, we will have to 
traverse additional paths to join up the unbalanced vertices to balance the graph [37]. 
Selecting these extra paths to have the least costs is the main challenge in solving RCPP.
If k  additional paths are required to balance the graph, in the worst case, there will be k\ 
alternatives. Clearly, it would be inefficient and even impossible to check all the possible 
combinations. Thus, more efficient algorithms are designed and can be used, such as the 
cycle canceling algorithm.
Let /ij be the number of times that the path between nodes i and j has to be traversed to 
balance the graph and c\j be the cost associated with this path. The total additional cost of 
traversing the additional paths added to balance the graph is denoted by (p=JJf?  Cy. 
Minimizing (p means finding the optimal Eulerian tour.
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Matching is a useful optimization approach which can be used here to minimize (p. It can 
be done efficiently in polynomial time. However, there is no simple algorithm available 
for that. Even though some code is freely available on the Internet, most of the 
approaches are long and tedious to program. Cycle cancelling is an efficient variant of 
matching used in our implementation [37].
We used Cycle cancelling since it is relatively simple and can reuse the shortest path 
results already found. Cycle cancelling starts with an approximate solution, and 
iteratively improves it. Similar to [37], we use the greedy method to create an initial 
feasible solution.
Greedy algorithms are heuristic. They try to find the local optimum choice at each stage 
with the hope of finding the globally optimum solution. For example, applying the greedy 
strategy to TSP yields the following algorithm: "At each stage visit the unvisited city 
nearest to the current city" [38], The greedy algorithm used in our implementation first 
makes two lists of nodes with negative balance and nodes with positive balance sorted in 
increasing order of their indices (Note that a node will have positive balance if it has 
more outgoing arcs than incoming arcs. On the contrary, a node with a negative balance 
has more incoming arcs than outgoing arcs). It, then, joins the nodes of these two lists 
starting from the beginning of each list.
4.3 Improvements to Christofides et al’s Algorithm
Even though the heuristic algorithm proposed by Christofides et al. [35] to solve RCPP is 
a very efficient and well-known algorithm, there exist special cases in which it does not 
work. In spite of their claim that their heuristic algorithm works on any graph w ith costs
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greater than or equal to zero associated with its arcs, we encountered cases when it does 
not work.
The problem is that at the beginning of the algorithm, all the none-required arcs for which 
for some k, Cij=Cik+Ckj, are eliminated. As shown in Figure 10, if all the arcs connecting 
two nodes (i.e. A and B) have zero costs, these nodes will be isolated from the rest of the 
graph and the graph will no longer be a strongly connected one.
►
o
Figure 10. Special case for Christofides et al. RCPP algorithm
In our case, this problem is faced in Method-1 when two test segments are interconnected 
and, therefore, the cost of their corresponding connecting arcs in the augmentation graph 
is equal to zero.
To overcome this problem, before eliminating an arc (i,j) for which Cy=Cik+Ckj, for some 
k, we need to make sure that if any of the other arcs (e.g. (i,k)) has a cost o f zero, then the 
other arc (i.e. (k,j)) is not yet marked for elimination.
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, 4.4 Improved Method-1
While evaluating Method-1, it was noticed that by making a small, but at the same time 
crucial, change to Method-1, its performance can be significantly improved (as shown in 
Chapter 5).
Originally, Method-1 only considers the weights of the synchronizable paths connecting 
test segments in the optimization process. However, we improved Method-1 to take into 
account the weights of the test segments as well. Thus, the improved Method-1 will be as 
follows:
1. Let augmentation graph G contain two vertexes v1 p and v2p for each path p  in Q.
2. For each path p in Q, in G, add an edge e = (v1 p, v2p), with e as its weight.
3. For each ordered pair (p\, pi) where p\ and pi are from Q, such that p\ i  pi, find
the shortest path p in M  such that “last(/>i) p f i r s t^ ) ” is a synchronizable path. In G,
add an edge e =(v2/)/, v‘p2), with | p p2\ as its weight.
4. Find a minimum-cost RCPT r in G that covers each edge e = (v7p, v2p), Vp e Q,
(added in step 2 ) at least once.
5. Let e be an edge of r  added in step 3. Let r  ’ be a path derived from r by breaking
the tour of r so that e becomes the first edge of r ’.
6 . Concatenate the labels of the edges in r to form a path p* in M. The label of p* is 
the derived test sequence.
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4.5 Output
The following is the list of the costs of the test segments generated by the three methods 
discussed in this thesis together with the test sequence generated by Method-2 from the 
FSM of Figure 3 in Chapter 3.
The program prints the following output:
M e th o d -1  C o s t  =  41
I m p r o v e d  M e th o d -1  C o s t  =  3 3
M e th o d -2 C o s t  =  1 9
T a k e a r c t 4 t 2 t l t 3  f r o m  7 t o  2
T ak e a r c e  fr o m  2 t o  3
T a k e a r c t 5  fr o m  3 t o  0
T a k e a r c e  fr o m  0 t o  1
T a k e a r c t 8 t l t 3  fr o m  1 t o 1 2
T a k e a r c e  f r o m  1 2  t o  1 3
T a k e a r c t 5 e  fr o m  1 3  t o  1
T a k e a r c t 8 t 7 t 5  fr o m  1 t o 10
T a k e a r c e  fr o m  1 0  t o  11
T a k e a r c t 6 e  fr o m  1 1  t o  7
T a k e a r c t 4 t 3 t 5  fr o m  7 t o 4
T ak e a r c e  fr o m  4 t o  5
T a k e a r c t 6 e  fr o m  5  t o  7
T a k e a r c t 5  f r o m  7 t o  8
40
R eproduced  with perm ission of the copyright owner. Further reproduction prohibited without perm ission.
T a k e  a r c  e  fr o m  8 t o  9 
T a k e  a r c  t 6  fr o m  9 t o  6 
T a k e  a r c  e  fr o m  6 t o  7
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5 Results and Conclusion
5.1 Testing FSM-Based Implementations
To evaluate the three methods described in the previous chapters, we have used the 
following two classes of FSMs in this experiment:
1. Manually generated synchronizable FSMs (including the FSM described in Figure 
3 of Chapter 3 and FSMs modeling communication protocols)
2. Randomly generated synchronizable FSMs.
It should be noted that the results of Method-1 are not very significant since, as 
mentioned before, it does not consider the cost (weight) of test segments. This problem is 
resolved in Improved Method-1. Therefore, we expect the latter to yield better results 
compared to the former. However, we still expect Method-2 to outperform both of these 
methods since it considers overlapping. Thus, we mainly consider and analyze the 
savings caused by Improved Method-1 compared to Method-1 and savings of Method-2 
compared to Improved Method-1.
In the following sections, the results of applying each of the three methods to the 
implementation FSMs of each class are provided and analyzed.
Class 1
This class actually consists of the FSM introduced in Chapter 3 where the two methods 
are explained and four other FSMs which model communication protocols.
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Table 12 summarizes the characteristics of this FSM in Figure 3 along with the results of 
applying the three methods on it.
Table 12. Results of the FSM in Figure 3
# of test segments 8
sum of costs of test segments 20




improved Method-1 cost 27
Method-2 cost 19
saving improved-1 to 1 34%
saving 2 to 1 54%
saving 2 to modified-1 30%
Interestingly, Table 12 shows that Improved Method-1 can lead to considerable savings 
compared to Method-1. This shows the superior performance of Improved Method-1. To 
describe the reason for this great saving an example is provided:
Since a cost of 0 is associated with the path connecting p} and ps, in the optimization 
process this path can be used as many times as required to make the graph Eulerian 
without incurring any costs. However, after the optimization is over, when calculating the 
total cost of the resulting test sequence, we have to add the cost of ps (i.e. 3) each time 
the connecting path is used. This will result in a more costly test sequence compared to 
the one generated by Improved Method-1 which takes into account these costs in the 
optimization process. In fact, Improved Method-1 always considers real costs and never 
assumes a cost of 0  for any path.
Also, the results show that Method-2 leads to remarkable savings compared to both 
Method-1 and Improved Method-1. This is mainly due to the following facts:
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As Figure 3 and Table 8  indicate, in this FSM every given test segment has an overlap 
with at least one other test segment. For example, p$ overlaps with pi on “ti 1:3”.
The average cost of test segments is rather low. Thus, an overlap, even on one transition, 
can have a significant effect on savings.
The FSMs which model communication protocols are as follows:
• Connection establishment protocol (CEP)
• Transmission Control Protocol (TCP)
• Small randomly generated protocol-like FSM (Random Protocol 1)
• Large randomly generated protocol-like FSM (Random Protocol 2)
To keep the length of this chapter reasonable, we only describe the first FSM in this class, 
as an example. As we will explain later, all the FSMs of this class share the same 
characteristics and are quite similar.
The service connection establishment protocol is commonly used in peer-to-peer systems. 
The associated FSM (Figure 11) has two ports: U and L. Port U represents the interface 
of the participant with the external users of the service; and port L represents the interface 
of the participant with the other participant.
The input and output alphabet at port U are XI and Y l, respectively. On the other hand, 
the input and output alphabet at port L are X2 and Y2, respectively. This FSM  has the 
following specifications:
44 :
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S = {sO, s i, s2, s3, s4};




Figure 11 illustrates the FSM representing this protocol and Table 13 lists the U10 
sequences of each state of the FSM.
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PerR spFrom U /<-,-> ,
RspFromL/<-,->
PerRspFromU/ 


























0 s1, lntFromU/<-,ReqToL>) tl  1 = (®2>
0iD11CM s0, PerRspFromU/<-,->) t i 2 = (S2,





0 sQ, RspFromL/<-,->) *14 = (S3>
t5 = (S i, St, lntFromU/<-,->) *15 = (S3>
t 6 = (S i. s,, PerRspFromU/<-,->) *16 = (S3’
*7 = (S 1> s2, ReqFromL/<PerReqToU,->) *17 = (S4>




*9 = (S2, s2, lntFromU/<-,->) *19 -  (®4>
t i 0 = (s2, s4, PerRspFromU/<-,ConfToL>) *20 = (S4>
s2, ReqFromL/<-,->)








s0, Rsp From L/<ConfToU,->)
Figure 11.2-port FSM of the connection establishment protocol
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Table 13. UIO sequences for each state in CEP FSM
states UIO sequence
so IntFromU
Sl ReqFromL @ RspFromL
S2 RspFromL @ PerRspFromU
S3 PerRspFromU <§) RspFromL
S4 ReqFromL @ RspFromL © PeiRspFromU
Table 14 gives the main characteristics of the four FSMs and results of applying the three 
methods to them.
Table 14. Class 2 FSMs and results
CEP TCP random protocol 1 random protocol 2
# of test segments 20 16 12 52
sum of costs of test segments 59 42 38 158
avg cost of test segment 2.95 2.63 3.17 3.04
min cost 2 2 2 2
max cost 4 4 4 4
Method-1 cost 142 103 91 489
Improved Method-1 cost 116 60 70 339
Method-2 cost 93 49 58 296
saving modified-1 to 1 18.31% 41.75% 23.08% 30.67%
saving 2 to 1 34.51% 52.43% 36.26% 39.47%
saving 2 to modiiied-1 19.83% 18.33% 17.14% 12 .68%
Class 2
The randomly generated FSMs of this class form the main base of our evaluation. To 
generate random FSMs, different characteristics of FSMs were considered as independent 
variables and were changed to evaluate their impacts on the obtained savings o f Method- 
2 and Improved Method-1, i.e. the dependent variable. By generating random FSMs 
based on various criteria and generating test sequences using the three methods, we tried 
to test if  the performance of the three methods follows any trend as a result of changing 
different characteristics of the randomly generated FSMs. Therefore, we developed the 
following hypothesis:
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Hypothesis: The percentage of saving resulting from Method-2 compared to Improved 
Method-1 (and Method-2 to Method-1 and Improved Method-1 to Method-1) is 
dependent on:
A. number of states.
B. average cost of test segments
C. cost range of test segments
D. the number of inputs that determines the number of outgoing transitions for 
each state
Testing Hypothesis A
Table 15 shows the characteristics o f the randomly generated FSMs used to test 
Hypothesis A and the savings obtained as a result of using Method-2 and Improved 
Method-1. As the table indicates, these FSMs share the same costs and number o f inputs. 
However, the number of states is different and increasing.
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Table IS. Randomly generated FSMs and experiment results of Hypothesis A
























64 273 2 6 6 12 715 594 407 31% 43% 17%
67 295 2 6 6 13 795 675 473 30% 41% 15%
68 322 2 6 6 14 869 683 486 29% 44% 21%
78 352 2 6 6 15 1056 797 572 28% 46% 25%
76 362 2 6 6 16 889 686 493 28% 45% 23%
84 390 2 6 6 17 1066 785 569 28% 47% 26%
93 409 2 6 6 18 1183 904 639 29% 46% 24%
96 437 2 6 6 19 1244 898 666 26% 46% 28%
97 457 2 6 6 20 1275 1068 804 25% 37% 16%
100 480 2 6 6 21 1494 1227 842 31% 44% 18%
111 514 2 6 6 22 1691 1377 996 28% 41% 19%
116 545 2 6 6 23 1677 1283 872 32% 48% 23%
118 564 2 6 6 24 1966 1425 1009 29% 49% 28%
124 591 2 6 6 25 1606 1307 921 30% 43% 19%
127 624 2 6 6 26 1756 1458 998 32% 43% 17%
134 652 2 6 6 27 1728 1532 1127 26% 35% 11%
138 679 2 6 6 28 1863 1508 1123 26% 40%, 19%
142 697 2 6 6 29 2188 1687 1322 22% 40% 23%
143 721 2 6 6 30 2286 1758 1391 21% 39% 23%
158 742 2 6 6 31 2690 1927 1510 22% 44% 28%
Table 16 provides some statistics regarding the obtained results.
Table 16. Experiment statistics of Hypothesis A
saving 2 to 1 + saving 2 to 1 saving 1+ to 1
Avg Saving 23% 39% 21%
Min Saving 21% 35% 11%
Max Saving 32% 49% 28%
Range Saving 11% 14% 17%
However, the savings obtained for neither Improved Method-1 nor Method-2 showed any 
correlation between the savings obtained and number of test segments. In fact, the 
savings fluctuate in the range showed in Table 16 without following any specific trend 
(Figure 12).
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Figure 12. Relationship between savings and no. of states 
Testing Hypothesis B
Table 17 summarizes the characteristics of the random FSMs generated to test 
Hypothesis B and the savings resulting from using Method-2 and Improved M ethod-1. 
As shown in the table, all these FSMs have the same number of inputs and states. 
However, as the minimum and maximum costs of test segments increase, the average 
cost o f test segments also increases and, therefore, is different. Note that, the cost range 
of test segment, i.e. the difference between maximum cost and minimum cost, is fixed.
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Table 17. Randomly generated FSMs and experiment results of Hypothesis B























2 to 1 +
saving 
2  to 1
saving 
1+ to 1
100 345 3.45 2 4 6 20 1224 1011 715 29%. 42% 17%
102 476 4.67 3 5 6 20 1443 1287 901 30% 38% 11%
109 580 5.32 4 6 6 20 1597 1347 949 30% 41% 16%
111 705 6.35 5 7 6 20 1810 1620 1241 23% 31% 10%
115 822 7.15 6 8 6 20 2185 1973 1605 19% 27% 10%
116 951 8.2 7 9 6 20 3321 2217 1820 18% 45% 33%
116 1052 9.07 8 10 6 20 2507 2175 1791 18% 29% 13%
115 1176 10.2 9 11 6 20 2853 2564 2020 21% 29% 10%
112 1294 11.6 10 12 6 20 3011 2760 2285 17% 24% 8%
118 1429 12.1 11 13 6 20 3242 2995 2438 19% 25% 8%
Table 18 provides some statistics regarding the resulting savings.
Table 18. Experiment statistics of Hypothesis B
saving 2 to 1 + saving 2 to 1 saving 1+ to 1
Avg Saving 19% 30% 15%
Min Saving 17% 24% 8%
Max Saving 30% 45% 33%
Range Saving 13% 21% 26%
However, the savings obtained as a result of using Improved Method-1 or Method-2 does 
not seem to be dependent on the average cost of test segments. In fact, as Figure 13 
indicates, the savings fluctuate without following any specific trend or pattern.
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Figure 13. Relationship between savings and average cost of test segments
Testing Hypothesis C
Table 19 contains the characteristics of the random FSMs generated to testHypothesis C 
and the savings resulting from using Method-2 and Improved Method-1. These FSMs 
have the same number of inputs and states. Nevertheless, as the minimum cost o f test 
segments is decremented by one unit and the maximum cost of test segments is 
incremented by one unit, the cost range o f test segment is increasing. It should be noted 
that since the average cost of test segments were kept almost fixed, the average cost of 
test segments has not significantly changed.
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Table 19. RandomK generated FS\H  and e.xperimenl results of Hypothesis C





















2 to 1 +
saving 
2  to 1
saving 
1 + to 1
88 968 11 11 11 0 4 22 3761 1785 940 47% 75% 53%
78 958 12.3 10 12 2 4 22 3631 1762 1014 42% 72% 51%
72 960 13.3 9 13 4 4 22 37.87 1950 1045 46% 72% 49%
67 948 14.1 8 14 6 4 22 3685 1924 968 50% 74% 48%
65 938 14.4 7 15 8 4 22 3337 1847 969 48% 71% 45%
63 959 15.2 6 16 10 4 22 3187 1953 1078 45% 66% 39%
65 986 15.2 5 17 12 4 22 2885 1833 1097 40% 62% 36%
62 1011 16.3 4 18 14 4 22 3010 2065 1240 40% 59% 31%
67 1015 15.1 3 19 16 4 22 3020 1954 1142 42% 62% 35%
64 1034 16.2 2 20 18 4 22 3005 1838 1111 40% 63% 39%
Table 20 provides some statistics regarding the obtained results.
Table 20. Experiment statistics of Hypothesis C
saving 2 to 1 + saving 2 to 1 saving 1+ to 1
Avg Savirg 44% 68% 43%
Min Saving 40% 59% 31%
Max Saving 50% 75% 53%
Range Saving 10% 16% 21%
However, the savings obtained for neither Improved Method-1 nor Method-2 showed any 
correlation between the savings obtained and the range of the test segments costs. In fact, 
the savings fluctuate in their range without showing any specific pattern (Figure 14).
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Figure 14. Relationship between savings and cost range of test segments 
Testing Hypothesis D
Table 21 shows the characteristics of the random FSMs generated to test Flypothesis D 
and the savings of Method-2 and Improved Method-1. The only difference between the 
randomly generated FSMs is their number o f inputs, that determines the number of 
outgoing transitions for each state, and all the other parameters are kept constant.
Table 21. Randomly generated FSMs and experiment results of Hypothesis D








# of . 
inputs













1 +  to 1
68 308 2 5 4 22 1846 724 478 34% 74% 61%
93 388 2 5 5 22 1204 1020 680 33% 44% 15%
114 462 2 5 6 22 1192 1021 710 30% 40% 14%
127 546 2 5 7 22 1700 1216 916 25% 46% 28%
151 611 2 5 8 22 1562 1310 970 26% 38% 16%
172 684 2 5 9 22 1954 1439 1075 25% 45% 26%





-saving 2 to 1 + 
saving 2 to 1 
-saving 1+ to  1
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Table 22. Experiment statistics of Hypothesis D
saving 2 to 1 + saving 2 to 1 savinc; 1 ■ to 1
Avg Saving 29% 48% 27%
Min Saving 25% 38% 14%
Max Saving 34% 74% 61%
Range Saving 9% 36% 46%
However, the savings obtained by using Improved Method-1 and Method-2 do not show 
any visible correlation between the savings obtained and the number of inputs. In fact, the 
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Figure 15. Relationship between savings and no. of inputs
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6 Conclusions
From examining the results of applying the three algorithms on the above classes of 
FSMs, the following can be concluded:
1. For all our samples Improved Method-1 outperforms Method-1.
2. For all our samples Method-2 outperforms both Method-1 and Improved
Method-1.
Also, while generating random FSMs based on different criteria it was observed that:
1. Since experiments did not provide enough evidence to support Hypothesis A, 
described in the previous section, it seems the savings of Method-2 and Improved
Method-1 are not a function of number of states in the FSM
2. As experiments did not provide enough evidence to support Hypothesis B,
described in the previous section, it seems the savings of Method-2 and Improved
Method-1 are not a function o f the average cost of test segments in the FSM.
3. As experiments did not provide enough evidence to support Hypothesis C,
described in the previous section, it seems the savings of Method-2 and Improved
Method-1 are not a function of the cost range of test segments in the FSM.
4. Since experiments did not provide enough evidence to support Hypothesis D, 
described in the previous section, it seems the savings of Method-2 and Improved 
Method-1 are not a function of number of inputs in the FSM
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6.1 Future Research
The main limitation of this thesis is that we only evaluated the results of applying the 
three methods on a limited number of 2-port FSMs. Thus, the following can be promising 
future research topics:
• Evaluating the performance o f the three methods on FSMs with more than two 
ports.
• Generating test sequences for testing multi-core ICs used in network switches and 
routers whose distinguishing characteristic is their large number of transitions.
57
R eproduced  with perm ission of the copyright owner. Further reproduction prohibited without perm ission.
APPENDIX A: JAVA CODE
Here an executable Java code is provided to code and run the three methods (Method-1, 
Improved Method-1, and Method-2). This code is especially important because there is 
no publicly available executable source code for RCPP, even though there are many 
pseudo-code descriptions.
In the following, the main classes composing the Java code are briefly described.
FSM Class
Costs o f the test sequences generated by the three methods mentioned above and the 
actual test sequence of Method-2 of the FSM of Figure 3 of Chapter 3 is generated using 
the code provided in this part, as follows:
/ /  c r e a t e  a n  FSM w i t h  2 p o r t s  a n d  9 t r a n s i t i o n s  a n d  p a t h s  
FSM d s  =  n ew  FSM( 2 ,  9 ,  9 ) ;
d s . A d d T r a n s ( " t l " , 0 , 1 , i l , O u t ( o l , ___) )
. A d d T r a n s ( " t 2 " , 1 , 0 , i 2 , O u t ( o l , ___) )
.A d d T r a n s ( " t 3 " , 1 , 2 , i l , O u t ( o l , ___) )
. A d d T r a n s ( " t 4 " , 2 , 1 , i 2 , O u t ( o l ,  ) )
.A d d T r a n s ( " t 5 " , 2 , 3 , i l , O u t ( o l , o 2 ) )
.A d d T r a n s ( " t 6 " , 3 , 2 , i l , O u t (___, o 2 ) )
.A d d T r a n s ( " t 7 " , 0 , 2 , i 2 , O u t ( o l ,  ) )
.A d d T r a n s ( " t 8 " , 3 , 0 , i 2 , O u t ( o l , o 2 ) ) ;  
d s .A d d R h o ( P a t h ( 1 , 3 , 5 ) ) . A d d R h o (P a th ( 2 , 1 , 3 ) )
. A d d R h o (P a th ( 3 , 5 ) ) .A d d R h o (P a th ( 4 , 3 , 5 ) ) .A d d R h o (P a th ( 5 , 6 ) )
.A d d R h o (P a th ( 6 , 5 ) ) .A d d R h o (P a th ( 7 , 5 ) ) .A d d R h o (P a th ( 8 , 1 , 3)  ) ;  
d s . D R P P a lg o l ( 7 ) ;
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d s .D R P P a lg o l I m p r o v e d ( 7 ) ; 
d s .D R P P a lg o 2 ( 7 ) ;
The program prints the following output:
M e th o d - 1  C o s t  =  41
I m p r o v e d  M e th o d -1  C o s t  =  3 3
M e th o d -2  C o s t  =  1 9  
T a k e  a r c  t 4 t 2 t l t 3  f r o m  7 t o  2 
T a k e  a r c  e  f r o m  2 t o  3 
T a k e  a r c  t 5  f r o m  3 t o  0 
T a k e  a r c  e  f r o m  0 t o  1 
T a k e  a r c  t 8 t l t 3  fr o m  1 t o  12  
T a k e  a r c  e  f r o m  12  t o  13  
T a k e  a r c  t 5 e  fr o m  1 3  t o  1 
T a k e  a r c  t 8 t 7 t 5  fr o m  1 t o  10  
T a k e  a r c  e  fr o m  1 0  t o  1 1  
T a k e  a r c  t 6 e  fr o m  11  t o  7 
T a k e  a r c  t 4 t 3 t 5  fr o m  7 t o  4 
T a k e  a r c  e  f r o m  4 t o  5  
T a k e  a r c  t 6 e  fr o m  .5 t o  7 
T a k e  a r c  t 5  f r o m  7 t o  8 
T a k e  a r c  e  fr o m  8 t o  9 
T a k e  a r c  t 6  fr o m  9 t o  6 
T a k e  a r c  e  fr o m  6 t o  7 
Algorithms needed for generating test sequences are defined in a Java class FSM. FSM’s 
attributes are as follows:
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p u b l i c  c l a s s  FSM {
i n t  N p o r t s ;  / /n u m b e r  o f  p o r t s
i n t  N t r a n s ;  / /n u m b e r  o f  t r a n s i t i o n s
i n t  N r h o s ; / /n u m b e r  o f  t e s t  s e g m e n t s
i n t  r h o [ ] [ ] ;  / / t e s t  s e g m e n t s
T r a n s i t i o n  t r a n s [ ] ;  / / l i s t  o f  t r a n s i t i o n s
G rap h  G s y n c ;  / / s y n c h r o n i z a b l e  c o n n e c t i n g  p a t h s  g r a p h
G rap h  a u g ;  / / a u g m e n t a t i o n  g r a p h
The methods of FSM Class are as follows:
/ / i n s t a n t i a t e s  o b j e c t  FSM
p u b l i c  FSM ( i n t  n p o r t s ,  i n t  n t r a n s ,  i n t  n r h o s )  {.=.}
/ / a d d s  a  t r a n s i t i o n  t o  FSM
FSM A d d T r a n s ( S t r i n g  L a b e l ,  i n t  S t a r t ,  i n t  E n d , i n t  I n p u t ,  
b o o l e a n [ ]  O u tp u t )  {...}
/ / a d d s  a  t e s t  s e g m e n t  t o  FSM 
FSM A ddRho ( i n t  [ ] P a th )  {...}
/ / r e t u r n s  l a b e l  o f  p a t h
S t r i n g  P a t h L a b e l  ( i n t  []  p a t h ,  i n t  s t a r t l n d e x )  {...}
/ /  r e t u r n s  l a b e l  o f  s h o r t e s t  p a t h  b e t w e e n  tw o  n o d e s  
S t r i n g  S h o r t P a t h L a b e l  ( i n t  f r o m , i n t  t o )  {...}
/ / r e t u r n s  l a b e l  o f  s y n c h r o n i z a b l e  p a t h  c o n n e c t i n g  n o d e s  u  a n d  v  
S t r i n g  S y n c L a b e l  ( i n t  u ,  i n t  v )  {...}
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/ / r e m o v e s  t e s t  s e g m e n t s  c o n t a i n e d  i n  a n o t h e r  t e s t  s e g m e n t  
v o i d  R em oveD upR hos ()  {...}
/ / r e t u r n s  l e n g t h  o f  o v e r l a p  b e t w e e n  t e s t  s e g m e n t s  r h o l  a n d  r h o 2  
i n t  o v e r l a p  ( i n t  r h o l ,  i n t  r h o 2 )  {...}
/ / g e n e r a t e s  t h e  g r a p h  u s e d  f o r  f i n d i n g  s y n c h r o n i z a b l e  p a t h s  
v o i d  F in d S y n c P a t h s  () {...}
/ / g e n e r a t e s  a u g m e n t a t io n  d i r e c t e d  g r a p h  f o r  M e th o d -2  
v o i d  A lg o 2 A u g D ig r a p h  () {...}
/ / g e n e r a t e s  a u g m e n t a t io n  d i r e c t e d  g r a p h  f o r  M e th o d -1 
v o i d  A1 g o lA u g D ig r a p h  ( i n t  s t e p )  {...}
/ / g e n e r a t e s  a u g m e n t a t io n  d i r e c t e d  g r a p h  f o r  im p r o v e d  M e t h o d - 1 
v o i d  A lg o lX m p r o v e d A u g D ig r a p h () {...}
/ / C o n s t r u c t s  s h o r t e s t  s p a n n i n g  a r b o r e s c e n c e  r o o t e d  a t  r o o t  
G rap h  S p a n n in g T r e e  ( i n t  r o o t )  (...)
/ / g e n e r a t e s  t e s t  s e q u e n c e  a n d  i t s  c o s t  u s i n g  M e th o d -2  
i n t  D R P P a lg o 2  ( i n t  s t a r t )  {...}
/ / g e n e r a t e s  t e s t  s e q u e n c e  a n d  i t s  c o s t  u s i n g  M e th o d -1  
i n t  D R P P a lg o l ( i n t  s t a r t )  (...)
/ / g e n e r a t e s  t e s t  s e q u e n c e  a n d  i t s  c o s t  u s i n g  im p r o v e d  M e t h o d - 1
_  .
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int DRPPalgolImproved(int start) {...}
>
The comments above each method provide a brief description of what that method does. 
Note that the RemoveDupRhos() and overlap(...) methods are only called in Method-2 
which considers overlapping.
Graph Class
This part o f the Java code is based on the code developed by Harold Thimbleby [37] with 
some modifications to fulfill our specific requirements. This class uses an adjacency 
matrix to represent a given graph. It efficiently finds shortest paths using Floyd-Warshall 
algorithm [37]. More importantly, it implements the cycle cancelling algorithm described 
before.
The attributes of Class Graph are as follows:
p u b l i c  c l a s s  G rap h  {
i n t ' N ;  / /  n u m b er o f  v e r t i c e s
i n t  d e l t a [ ] ;  / /  d e l t a s  o f  v e r t i c e s
i n t  n e g [ ] , p o s [ ] ;  / /  u n b a la n c e d  v e r t i c e s
i n t  a r c s [ ] [ ] ;  / /  a d j a c e n c y  m a t r i x ,  c o u n t s  a r c s  b e t w e e n  v e r t i c e s
V e c t o r  l a b e l [ ] [ ] ;  / / v e c t o r s  o f  l a b e l s  o f  a r c s
i n t  f [ ] [ ] ;  / /  r e p e a t e d  a r c s  i n  DRPT
i n t  c [ ] [ ] ;  / /  c o s t s  o f  c h e a p e s t  a r c s  o r  p a t h s
i n t  b a c k u p c o s t [ ] [ ] ;  b a c k u p  o f  c [ ]  []
S t r i n g  c h e a p e s t L a b e l [ ] [ ] ;  / /  l a b e l s  o f  c h e a p e s t  a r c s
b o o l e a n  d e f i n e d [ ] [ ] ;  / / w h e t h e r  c o s t  i s  d e f i n e d  b e t w e e n  v e r t i c e s
b o o l e a n  b a c k u p d e f i n e d [ ] [ ] ;  / /  b a c k u p  o f  d e f i n e d I ] [ ]
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int path[][]; // spanning tree of the graph
i n t  b a c k u p p a t h [ ]  []  ; / /  b a c k u p  o f  p a t h [ ]  []
i n t  b a s i c C o s t ;  / /  t o t a l  c o s t  o f  t r a v e r s i n g  e a c h  a r c  o n c e
The methods of Class Graph are as follows:
/ / i n s t a n t i a t e s  o b j e c t  G raph  
G rap h  ( i n t  v e r t i c e s )  {...}
/ / a d d s  a n  a r c  t o  t h e  g r a p h  f r o m  n o d e  u  t o  n o d e  v  
G rap h  a d d A r c ( S t r i n g  l a b ,  i n t  u ,  i n t  v ,  i n t  c o s t )  {...}
/ / r e m o v e s  t h e  a r c  b e t w e e n  n o d e s  u  a n d  v  fr o m  t h e  g r a p h  
G rap h  r e m o v e A r c ( i n t  u ,  i n t  v )  (...)
/ / k e e p s  a  c o p y  o f  v a r i a b l e s  b e f o r e  c h a n g e d  b y  l e a s t C o s t P a t h s () 
v o i d  b a c k u p () (...)
/ / r e s t o r e s  v a r i a b l e s  c h a n g e d  b y  l e a s t C o s t P a t h s () 
v o i d  r e s t o r e  () (...)
/ / r u n s  F lo y d - W a r s h a l l  a l g o r i t h m  t o  f i n d s  s h o r t e s t  p a t h s  
v o i d  l e a s t C o s t P a t h s  ()  (...)
/ / c h e c k s  i f  g r a p h  i s  s t r o n g l y  c o n n e c t e d  w i t h  n o  n e g a t i v e  c y c l e s  
v o i d  c h e c k V a l i d ( )  ( ...)
/ / r e t u r n s  c o s t  o f  a n  o p t i m a l  RCPT
, __
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int cost() {...}
/ / r e t u r n s  c o s t  o f  t r a v e r s i n g  a d d i t i o n a l  p a t h s  b e t w e e n  
/ / u n b a l a n c e d  v e r t i c e s  
i n t  p h i  ()  {...}
/ / f i n d s  u n b a la n c e d  v e r t i c e s  
v o i d  f i n d U n b a l a n c e d ( )  {...}
/ / r u n s  a  g r e e d y  m e th o d  t o  e s t a b l i s h  a n  i n i t i a l  f e a s i b l e  
/ / s o l u t i o n  f o r  m a t c h in g  a l g o r i t h m  ( c y c l e  c a n c e l i n g )  
v o i d  f i n d F e a s i b l e () {...}
/ / p e r f o r m s  c y c l e  c a n c e l i n g  o p t i m i z a t i o n  
b o o l e a n  im p r o v e m e n ts  () {...}
/ / f i n d s  a  p a t h  b e t w e e n  u n b a la n c e d  v e r t i c e s  
i n t  f i n d P a t h ( i n t  f r o m , i n t  f  [ ] [ ] ) { . . . }
/ / p r i n t s  o b t a i n e d  o p t i m a l  t o u r  
v o i d  p r in tD R P T  ( i n t  s t a r t V e r t e x )  {...}
Again, the mission o f each method is described in the comment above it.
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